

# **ADITYA ENGINEERING COLLEGE (A)**

# VLSI Design-Unit IV

Basic Circuit Design Concepts & Scaling of MOS Circuits

# P. Bujjibabu

**Assistant Professor** 

Department of Electronics and Communication Engineering

Aditya Engineering College (A) Email: bujjibabu\_penumutchi@aec.edu.in



#### Course objectives

COB 1: To enable the students learn various fabrication steps of IC and MOS, Bi CMOS processes
COB 2: To enable the students learn basic electrical properties of MOS Transistors in analysis of circuits.
COB 3: To make the students to study MOS technology-specific stick and layout rules **COB 4: To make students to familiar with different circuit related parameters**COB 5: To enable the students to highlight the architecture design issues in the context of IC design

#### Course outcomes

At the end of the Course, Student will be able to:

CO1: Outline the fundamental concepts related to MOS and Bi-CMOS Circuits fabrication.

CO2: Analyze the electrical properties of MOS and Bi-CMOS Circuits.

CO3: Make use of design rules for stick and layout diagrams.

**CO4: Infer the circuit parameters in modeling the logic/subsystem performance.** CO5: Interpret FPGA and ASIC design approaches for semi custom design

#### Aditya Engineering College (A)

3

#### https://personalpages.hs-kempten.de/~vollratj/Microelectronics/2017\_04\_24\_06\_Micro\_DesignRules.html



Identify the points where there is possibility for DRC violations



#### Solution

Minimum feature sizeMinimum distance or spacingMinimum overlap or extension

#### **From Circuit to Chip**

•Circuit design

•Layout with design rules (CAD system)

•Merge with test structures, merge to reticle

- •Design rule check with program
- •Generation of mask data
- Mask Fabrication: glass and chromeStep and repeat:
- •Projection of mask onto photo resist on the chip







- Define the statement from the problem.
- Draw the truth table
- Write Boolean expression for the outputs.
- Simplify the Boolean expressions
- Draw the RTL (gates) diagrams
- Write HDL codes(in different styles)
- Verify the synthesis report
- Draw the schematics( in different types)
- Simulate and check (power & delay)
- Draw the layout for the best schematic
- Physical verification(PEX-parasitic's)
- Estimate C, R, Tr, Tf, Delays

what is known as ckt. design concepts

Scale the model/logic

Estimate the parameters

Performance Check



# Basic Circuit Design Concepts & Scaling of MOS Circuits

#### Basic Circuit Concepts:

- Sheet Resistance, and Sheet Resistance concept applied to MOS transistors and Inverters,
- Area Capacitance of Layers, Standard unit of capacitance,
- The Delay Unit, Inverter Delays, Propagation Delays,
- Wiring Capacitances.

#### Scaling of MOS Circuits:

• Scaling models, Scaling factors for device parameters,

#### Subsystem Design:

- Architectural issues, switch logic, Gate logic,
- Structured design, clocked sequential circuits,
- System considerations,
- The design process of the arithmetic processor. 5/15/2023 VLSI Design Unit IV P Bujjibabu, Assistant Professor, Dept.of ECE

College (A)



• Introduction:

# MOS Transistor is with gate, source and drain forming regions which

- consists of
  S = p+ or n+ diffusion
  O = polysilicon and
  M = metal layers
- Each layer has fundamental components like.,
  - Resistance ,Capacitance and Inductance
- Hence, the characterization and performance can be estimated by knowing .,
- R,C, L, and associated Delays
- Power & Clock distribution through Tr size
- Power consumption Charge Sharing Mechanism
- Effects of scaling and Reliability



Separated

by insulating

layers



 A uniform slab of semi-conducting material is shown in fig with the dimensions and the resistance of the slab is given by

$$R = rac{
ho L}{A} = rac{
ho}{t} rac{L}{W}$$
 Which can be  $R = R_s \left(rac{L}{W}
ight)$ 

- Where ho is resistivity of the oxide layer
  - t; is the oxide thickness
  - L; is length oxide slab
  - W; is the width of slab
  - $R_s$  is the sheet resistance in  $\Omega/\Box$
- Here the sheet resistance Rs depends on only resistivity

and thickness of the oxide layer but not on length and width of the slab

• On resistance of a slab or MOSFET is given by  $R_{on} = Z R_s$  with Z as aspect ratio of pull up or pull down device





#### Sheet Resistance and area dependence,

• The resistances of layers shown in below two figures are equal because of equal thickness and same value of resistivity



### Rs concept applied to MOS transistors and Inverters

• Consider the two transistor layout structures as shown in below fig. with corresponding dimensions  $R = \frac{\rho L}{A} = \frac{\rho}{t} \frac{L}{W}$ 



Therefore, Rb =4 Ra

VLSI Design Unit IV P Bujjibabu, Assistant Professo

\*\*\*Problem

#### Rs concept applied to MOS transistors and Inverters



Hence, for an inverter  $R_{on} = Z R_s$ 

 $R_{ontotal} = R_{onpu} + R_{onpd}$ 

 $R_{ontotal} = Z_{pu}R_{sp} + Z_{pd}R_{sn}$ 

#### \*\*\*Problems\*\*\*

$$R = \frac{\rho L}{A} = \frac{\rho}{t} \frac{L}{W}$$

Calculate on resistance of the circuit shown in the figure 4 from  $V_{DD}$  to GND. If n- channel sheet resistance  $R_{sn}=10^4 \Omega$  per square and P-channel sheet resistance  $R_{sp}=3.5 \times 10^4 \Omega$  per square. [16]



$$R = \frac{\rho L}{A} = \frac{\rho}{t} \frac{L}{W}$$

Calculate on resistance of the circuit shows from to and ip n-channel sheet resistance Ren= 101-2 /21. and p-channel shect resistance Rep= 2.5×104 1/1.



### 2. Area Capacitance of Layers

- In a MOS, the conducting layers are separated by dielectric layers, which leads parallel plate capacitive effects.
- For any given layer, the area capacitance can be.,  $C = \frac{\varepsilon A}{t_{ox}} = \frac{\varepsilon_0 \varepsilon_{ins} A}{t_{ox}}$  farads
- Where tox=D is thickness of layer(oxide) in cm
- A is area of plate in square cm
- $\mathcal{E}_{ins}$  is relative permittivity of SiO<sub>2</sub>=4.0
- $\mathcal{E}_0$  is absolute permittivity  $8.854X10^{-14} F/cm$
- The capacitance of a given area is calculated by taking the product of relative area of the layer and relative area capacitance. i.e.

$$C = \Box C_{g} X \left[ \frac{Area of layer given}{Area of standard square} \right] = \Box C_{g} X \left[ \frac{A}{A} \right]$$

• Where  $\Box$  Cg is relative capacitance and is technology dependent [given in table]

A is area of a given layer

 $A_{\prod}$  is the area of a standard square in given feature unit(lambda or micron)

# Standard unit of Capacitance,

- It is convenient to employ a standard unit of capacitance that can be given a value appropriate to technology but can also be used in calculations without associating it with an absolute value. The standard unit of capacitance is defined as the gate-to-channel capacitance of a MOS transistor having W=L i.e. a standard technology or a feature size as shown in fig, denoted by <sup>□</sup>Cg
- Here the gate capacitance  $\Box$  Cg is depending on W & L and may be evaluated for any MOS process  $L=2\lambda$



Ex 1: for a 5 um Technology MOS structure;Ex 2: for a 2 uArea of a standard square is 5umX5um = 25 um²Area of aCapacitance =  $4X10^{(-4)}$  pF/um²Capacitance =Thus the standard unit of capacitanceThus the standard unit of capacitance $\Box cg = c_{0}^{5/15/2023} = 4X10^{(-4)}$  pF/um²X25 um²= 0.01 pF

Ex 2: for a 2 um Technology MOS structure;

Area of a standard square is 2umX2um =4 um<sup>2</sup>

Capacitance = 8X10<sup>(-4)</sup> pF/um<sup>2</sup>

Thus the standard unit of capacitance

<sup>P</sup>Buijibaby Assistant Profession Appt profession Profe

→ L=20λ ←



Typical area capacitances in 10<sup>(-4)</sup> pF

5/15/2023

Layer name	Technology		
	5um	2um	1.2um
Gate-to-channel	4(1.0)	8(1.0)	16(1.0)
Diffusion (Active)	1(0.25)	1.75(0.22)	3.75(0.23)
Poly-to-substrate	0.4(0.1)	0.6(0.075)	0.6(0.038)
Metal1-to-substrate	0.3(0.075)	0.33(0.04)	0.33(0.02)
Metal2-to-substrate	0.2(0.05)	0.17(0.02)	0.17(0.01)
Metal2-to- Metal1	0.4(0.1)	0.5(0.06)	0.5(0.03)
Metal1-to-Poly VLS	Des@n.Br(i(0).0754))ibak	u, Astitag (In fast 8) pt.of	ECO.3(0.019)

18

Ex 1: for a 5 um Technology MOS structure;

Area of a standard square is 5umX5um =25 um<sup>2</sup>

Capacitance = 4X10<sup>(-4)</sup> pF/um<sup>2</sup>

Thus the standard unit of capacitance

 $\Box Cg = C_{0}A_{\Box} = 4X10^{(-4)} pF/um^2 X25 um^2 = 0.01 pF$ 

Typical area capacitances in 10<sup>(-4)</sup> pF

 $C = \Box Cg(A/A_{-})$ 

<u>Where</u>; A is the area of given layer  $=3\Lambda X 20\Lambda = 60 \Lambda^2$ 

A \_ is the area of a standard square when L=W

- $= 2\Lambda X 2\Lambda = 4\Lambda^2$
- $C = \Box Cg[60 \Lambda^2/4\Lambda^2] = 15X \Box Cg$

In general, and is said to be common value of any layer with that dimensions

For a metal, relative capacitance is 0.075 Cg and hence

= 15X 0.075 □ Cg=1.125 □ Cg

For a polysilicon, relative capacitance is 0.1□Cg and hence

= 15X 0.1 □ Cg=1.5 □ Cg

For a diffusion, relative capacitance is 0.25  $\square$ Cg and hence

= 15X 0.25 □Cg=3.75 □Cg



Some area Capacitance calculations: Example

 $C = \Box \underline{Cg}(A/A_{\Box})$ 

Here, the structure is specified with three different layers. Such as

- i) Metal with L=100Å and W=3Å and hence Ametal=3ÅX100Å= 300 Å<sup>2</sup>
- ii) Poly with L=4A and W=4A, L=2A and W=2A, and L=1A and W=2A hence Apply=(4AX4A)+(2AX2A)+(2AX1A)=22A<sup>2</sup>
- iii) Diffusion with L=2 $\Lambda$  and W=2 $\Lambda$ , L=2 $\Lambda$  and W=2 $\Lambda$  and hence Adiffusion = (2 $\Lambda$ X2 $\Lambda$ ) + (2 $\Lambda$ X2 $\Lambda$ ) =8 $\Lambda^2$

 $A_{\Box}$  is the area of a standard square when L=W = 2 $\Lambda$  2 $\Lambda$  = 4 $\Lambda^2$ 

As an example, in 2um Technology, the capacitance value is calculated as

For a metal, relative capacitance is  $0.075 \square Cg$  and hence  $C_{metal} = \square Cg[300 \Lambda^2/4\Lambda^2] = 75X \square Cg = 75X 0.075 \square Cg = 5.625 \square Cg$ For a polysilicon, relative capacitance is  $0.1 \square Cg$  and hence  $C_{poly} = \square Cg[22 \Lambda^2/4\Lambda^2] = 5.5X \square Cg = 5.5X 0.1 \square Cg = 0.55 \square Cg$ 

For a diffusion, relative capacitance is 0.25  $\Box$ Cg and hence Cdiffusion =  $\Box$ Cg[8  $\Lambda^2/4\Lambda^2$ ] = 2X  $\Box$ Cg = 2X 0.25  $\Box$ Cg=0.5  $\Box$ Cg For a gate, relative capacitance is 1  $\Box$ Cg and hence Cgate = 1  $\Box$ Cg The total capacitance of the given structure is then C = Cmetal + Cpoly + Cdiffusion + Ggate = 7.675  $\Box$ Cg

# 3. The Delay Unit

- The delay unit: The delay unit τ or a standard delay is defined as "the product of unit area capacitance and a unit n-channel sheet resistance Rs".
- The  $\tau$  is used as fundamental time unit and all timings in a system can be assessed in relation  $\tau$
- by  $\tau = 1.\text{Rs}$  X 1.  $\Box$ Cg
- Rs value and 
   Cg value depends on the type of technology that is being used by the
   designer

Ex 1: for a 5 um Technology MOS structure;

Area of a standard square is 5umX5um =25 um<sup>2</sup>

For 5um Technology: <u>1.Rs</u>= 10<sup>4</sup> ohms and 1.□Cg=<u>D.01pF</u>

Capacitance = 4X10<sup>(-4)</sup> pF/um<sup>2</sup>

Thus the standard unit of capacitance

$$Cg = C_{0} A_{B} = 4X10^{(-4)} pF/um^{2}X25 um^{2} = 0.01 pF$$

# Inverter pair delays

• In a pair of cascaded inverters, the delay over pair will be constant irrespective of logic level transmission at the input to output and is given by



- For a given inverter with (4:1 as Zpu :Zpd), the inverter pair delay is given by  $= 5\tau$
- Here we need to have Rsp=4 Rsn and Lpu=4Lpd

 $C=2 \Box Cg$ 

5/15/2023

• In nMOS inverter, the delay is less than the delay in CMOS inverter ,because in CMOS the input is connected to both pMOS and nMOS and hence

# The Performance parameters digital circuits Addite Engineering College (A)



### Formal estimation of CMOS inverter delay

The delay associated with the CMOS inverter can be more precisely estimated by splitting the output transition from input into rise time and fall time corresponding to the charging and its discharging of the capacitive load CL.

The Switching speed of the CMOS gate is limited by time taken to charge and discharge the load capacitance CL. Out of the list, Rise time ,Fall time and propagation delay are the primary important.

- Rise time (Tr) is the time, during transition, when output switches from 10% to 90% of the maximum value.
- Fall time (Tf) is the time, during transition, when output switches from 90% to 10% of the maximum value.



Propagation delay & derivation



- Our aim is to find 't' at Vdd / 2.
- Vout =  $(1-e^{-t/\tau})$  Vdd, where  $\tau = RC = time constant$ .
- Substituting 'Vout' equal to Vdd/2, and 't' equal to 'tp' in above eq'n,  $Vdd/2 = (1-e^{-tp/\tau}) Vdd$
- Therefore,  $t_p = \ln(2) \tau = 0.69\tau$  whence,  $t_p = 0.69RC$
- Hence, a CMOS inverter can be modeled as an RC network,
- Where R = Average 'ON' resistance of transistor &
  - C = Output or load Capacitance



Rise time model, CL charges to VDD

Fall time model, CL discharges to VSS

### Rise time and fall time estimation

The current that is passing through pMOS transistor when it is in saturation is given by  $\int (V_{gs} - |V_{tp}|)^2$ 

$$I_{dsp} = \beta_p \left[ \frac{(v_{gs} - |v_{tp}|)}{2} \right]$$

The output voltage across the load capacitance is given by

T=tr when Vout=Vdd, and hence 
$$\Rightarrow t_r = \frac{2.V_{DD}.C_L}{\beta_p (V_{gs} - |V_{tp}|)^2} \Rightarrow t_r = \frac{2.V_{DD}.C_L}{\beta_p (V_{DD} - |0.2V_{DD}|)^2}$$

T

• And hence



- The fall time is also given by
- are not same because of  $\beta_n$  and  $\beta_n$

• Here 
$$\beta_n = 2.5 \beta_p$$
 (Since  $\mu_n = 2.5 \mu_p$ ) and hence  $t_{r=2.5} t_f$ 

- The analytical models (shown above) are used for rise time and fall time estimation and will give the optimistic results. However,
  - The tr and tf are proportional to CL
  - The tr and tf are proportional to 1/VDD and
  - for equal NMOS and PMOS  $t_r = 2.5t_f$

#### 4. Wiring Capacitances

• In a circuit the capacitances are due to the following:

input capacitance, output capacitance, wire capacitance and gate capacitance(as shown)

In a MOSFET, the associated Capacitive components are shown in below figure, which are due to layer to substrate(poly, metal and diffusion) and gate to channel capacitances respectively.



- Out of which wiring capacitance is very significant source of capacitance and is arising due to the following;
  - Fringing field(Cff) or side wall capacitance.
  - Interlayer capacitance (inside MOS).
  - Peripheral capacitance(outside MOS)

### • The fringing field or sidewall capacitance can be modelled as

 $C_{\rm gf} = k_1 \frac{2\beta W}{\pi} \cosh^{-1} \left( \frac{T_{\rm ox} + T_{\rm g}}{T_{\rm ox}} \right)$ 

- Where
  - Cgf is gate-to-electrode
  - Cof is gate-to-dielectric
  - β is scaling factor
- Channel or wire capacitance can be calculated in general



# Fan in & Fan out characteristics

- Fan in is a term used to describe the maximum number of inputs which can be given to a logic gate (logic circuit). For example: A 3-input NAND gate has fan in equal to 3.
- Fan out is a term used to describe the maximum number of gates, an output of another gate ( say gate A) can feed i.e how many other gates a single gate can drive.
- Therefore fan out here is mentioned for gate A, that gate which is giving its output as input to other. In the fig below, fan out of NOT gate is mentioned. Not gate can feed less than 4 gates but maximum number of gates it can feed is 4.





# Scaling of MOS Circuits

Scaling models & Scaling factors for device parameters

# Subsystem Design

- Architectural issues,
- Switch logic, Gate logic,
- Examples of structured design,
- Clocked sequential circuits
- System considerations,
- General considerations of subsystem design processes,
- An illustration of design processes



#### What is Scaling?

• Proportional adjustment of the dimensions of an electronic device while maintaining the electrical properties of the device, results in a device either *larger* or *smaller* than the un-scaled device.

#### Why Scaling?...

- Scale the devices and wires down, Make the chips 'fatter' functionality, intelligence,
- memory and faster, Make more chips per wafer increased yield, Make the end user happy

#### Scaling is characterized in terms of several indicators:

- Minimized feature size or increased number of gates on one chip,
- Reduced power dissipation,
- Maximum operational frequency,
- Reduced Production cost
- Fast SOC or NOC design

#### Scaling of Models and scaling factors:

 $I_{ds} = \frac{\varepsilon_{ins}\varepsilon_0}{D} WL.\mu_n.\frac{1}{L^2} \left( \left[ V_{gs} - V_t \right] - \frac{V_{ds}}{2} \right) V_{ds}$ 

 $I_{ds} = C_{g} \cdot \mu_{n} \cdot \frac{1}{L^{2}} \left( \left[ V_{gs} - V_{t} \right] - \frac{V_{ds}}{2} \right) V_{ds}$ 

- The most commonly used models are
  - Constant electric field scaling model
  - Constant voltage scaling model or
  - Hybrid scaling (voltage & dimension) model
- In order to accommodate the three models, two scaling factors  $-1/\alpha$ and  $-1/\beta$  are used;
- $1/\beta$  is a scaling factor used for supply voltages and Oxide thickness(V and D)
- $1/\alpha$  is a scaling factor used for all other linear dimensions
- For the constant field model and the constant voltage model,  $\beta = \alpha = 1$
- The current/voltage is given by

or 
$$I_{ds} = C_0 \mu_n \cdot \frac{W}{L} \left( \left[ V_{gs} - V_t \right] - \frac{V_{ds}}{2} \right) \cdot V_{ds}$$
- The most commonly used models are
  - Constant electric field scaling model
  - Constant voltage scaling model or
  - Hybrid scaling (voltage & dimension) model
- Constant Voltage (CV)
  - voltage remains constant as feature size is reduced causes electric field in channel to increase
    - decreases performance
  - but, device will fail if electric field gets too large
- Constant Electric Field (CE)
  - scale down voltage with feature size keeps electric field constant
    - maintain good performance
  - but, limit to how low voltage can go



Supply voltages and oxide thickness are scaled by  $1/\beta$ 

Where as, all other parameters MOSFET are scaled by  $1/\alpha$  VLSI Design Unit IV P Bujjibabu, Assistant Professor, Degg of ECE 5/15/2023

#### Scaling factors for device parameters:

- It is important that you understand how the following parameters are effected by scaling
- Gate Area
- Gate Capacitance per unit area
- Gate Capacitance
- Charge in Channel
- Channel Resistance
- Transistor Delay
- Maximum Operating Frequency
- Transistor Current
- Switching Energy
- Power Dissipation Per Gate (Static and Dynamic)
- Power Dissipation Per Unit Area
- Power Speed Product

Scaling factors for device parameters:

• From the MOSFET characteristic equations, we may get the factors as:

≻Gate area (Ag): the gate area of a MOS device is given by Ag=WL

- Both are scaled by  $1/\alpha$
- And hence the gate area Ag is scaled by  $1/\alpha$

≻Gate capacitance per unit area (Co or Cox):

- The gate capacitance of a MOS device is given by Co=Cox=Eox/D
- D is scaled by 1/ $\beta$  and hence capacitance is scaled by 1/1/ $\beta = \beta$ • Gate capacitance (Cg):
- The gate capacitance or total capacitance Cg is given by Cg=CoWL
- •

5/15/2023

- Co scaled by  $\beta$ 
  - W scaled by  $1/\alpha$
  - L scaled by  $1/\alpha$

Hence Cg is scaled by  $\beta/\alpha^2$ 

#### ➢Parasitic capacitance (Cx):

- The parasitic capacitance of a MOS device is given by Cx = (ExAx)/t
- Ax is scaled by 1/  $\alpha\,$  and t is scaled by 1/  $\alpha\,$
- Hence Cx is scaled by  $1/\alpha$
- Carrier density in channel(Qon):
- The carrier density in channel or charge in the channel is given by Qon = CoVgs

```
• Co scaled by \beta
• Ugs scaled by 1/\beta Hence the Qon is scaled by 1
```

 $\succ$  The channel resistance (Ron):

- The channel resistance Ron is given by



- L,W scaled by  $1/\alpha$ And hence Ron is scaled by 1 Qon scaled by 1
- ≻Gate delay (Td):
- The gate delay is given by Td= RonCg
- Cg is scaled by  $\beta/\alpha^2$ Ron scaled by 1 And hence Td is scaled by  $\beta/\alpha^2$

 $\Rightarrow I_{ds} = \frac{C_0 \mu_n}{2} \frac{W_{LS}}{L} \left( V_{gs}^{\text{exign Unit}} V_t \right)^2 \stackrel{\text{Bujjibabu,}}{\to} \stackrel{\text{Assistant Professor}}{\to} T_{ds}^{\text{Coption}} \frac{C_0 \mu_n}{2} \frac{W}{L} (V_{ds})^2$ 

- Maximum operating frequency(fo=1/Td):
- The operating frequency is scaled by  $\alpha /\beta$

Saturation current(Idss):

$$\Rightarrow I_{ds} = C_0 \mu_n \cdot \frac{W}{L} \left( \left[ V_{gs} - V_t \right] - \frac{V_{ds}}{2} \right) \cdot V_{ds}$$

5/15/2023

• Hence the  $I_{ds}$  s scaled by  $\beta \cdot 1/\alpha \cdot 1/1/\alpha \cdot 1/\beta^2 = 1/\beta$ For Co For W For L For Vds

• Current density (J): current density J is given by Idss/A

Idss scaled by  $1/\beta$ 

And hence J is scaled by  $1/\alpha^2$ 



• Advantages and disadvantages with MOSFET scaling:

 $\checkmark$  \*\*\* short channel effects(DIBL & hot electrons)  $\checkmark$  \*\*\* complex process technology ✓\*\*\* dominant parasitic effects

43

# Observations on Device scaling

- Gate capacitance per micron is nearly independent of process
- But ON resistance \* micron improves with process
- Gates get faster with scaling (good)
- Dynamic power goes down with scaling (good)
- Current density goes up with scaling (bad)
- Velocity saturation makes lateral scaling unsustainable

# Limitations of scaling:

- Limits of miniaturization
- Limits of interconnect and contact resistance
- Limits due to sub-threshold currents:

With technology scaling, threshold voltage has to be scaled along with supply voltage, in order to maintain performance

Reduction in Vth increases the sub-threshold leakage current significantly

Sub-threshold leakage is the current that flows between the source and drain of a MOSFET when the transistor is in the weak-inversion region.

Sub-threshold leakage power will increase at a very rapid rate due to its strong dependence on the Vth

- Substrate doping
- Limits on logic levels and supply Voltage due to noise

5/15/2023

• Limits due to current density

# **Subsystem Design**

- Architectural issues,
- Switch logic & Gate logic,
- Examples of structured design,
- Clocked sequential circuits,
- System considerations,
- General considerations of subsystem design processes,
- An illustration of design processes.

## Architectural issues: concepts applied in larger system design requirements

- Define the requirements (properly & carefully).
- Partition the overall architecture into appropriate subsystem.
- Consider communication paths carefully in order to develop sensible interrelationships between subsystem.
- Draw a floor plan of how the system is to map onto the silicon (and alternate between 2,3 and 4 as necessary).
- Aim for regular structures so that design is largely a matter of replication.
- Draw suitable (stick or symbolic) diagrams of the leaf\_cells of the subsystems.
- Convert each cell to layout.



## Switch logic & Gate logic: PT logic Examples



## Switch logic & Gate logic: TG logic Examples

NMOS passes a strong "0" PMOS passes a strong "1" TG-enable rail-to-rail swing-passes a strong "0" and a strong "1" These gates are particularly efficient in implementing MUXs











Schematics( different types)can be...

- 1. Logic with Resistor as PU
- 2. CMOS Logic
- 3. Logic with enhancement nMOS as PU
- 4. Logic with depletion nMOS as PU
- 5. Pseudo nMOS logic
- 6. Logic with enhancement pMOS as PD
- 7. Logic with depletion pMOS as PD
- 8. Dynamic CMOS Logic
- 9. Differential Cascade Voltage Switch Logic
- 10. CMOS Domino Logic
- 11. GDIL logic
- 12. Domino logic with pre charge
- 13. Clocked CMOS Logic (C<sup>2</sup> MOS).
- 14. NP Domino Logic (Zipper CMOS).
- 15. Source Follower Pull-up Logic (SFPL).

5/15/2023 VLSI Design Unit IV P Bujjibabu, Assistant Professor, Dept.of 16. circuits with MTCMOS/VTCMOS logics

No of Transistors changes and area reduces & even power



54



















63





#### Gate logic: Clocked CMOS logic



## Gate logic: Domino logic



# Examples of structured design, Adder RTL diagrams



Full adder using NOR logic

esign Unit IV P Bujjibabu, Assist

Full adder using NAND logic

# Structured Design

• Levels of abstraction-Y chart







## Hierarchical & Modular Layout



Example of structured Design

**Design Strategies:** 

- Metrics for Design Success:
  - Performance Specs
    - logical function, speed, power, area
  - Time to Design
    - engineering cost and schedule
  - Ease of Test Generation and Testability
    - engineering cost, manufacturing cost, schedule
- Design is a continuous tradeoff to achieve performance specs with adequate results in the other metrics
- Hierarchy: Subdivide the design in several levels of sub- modules
- Modularity: Define sub-modules unambiguously and well defined interfaces
- Regularity: Subdivide to max number of similar sub- modules at each level
- Locality: Max local connections, keeping critical paths within module boundaries
# Examples of structured Design

#### ALU

Parity Generator(or xor gate) Bus arbitration logic- or control logic

Ect...



module ALUwithIPCORE( input [7:0] A,B, // ALU 8-bit Inputs input [3:0] ALU\_Sel,// ALU Selection output [7:0] ALU\_Out, // ALU 8-bit Output output CarryOut // Carry Out Flag );

reg [7:0] ALU\_Result; wire [8:0] tmp; assign ALU\_Out = ALU\_Result; // ALU out assign tmp = {1'b0,A} + {1'b0,B}; assign CarryOut = tmp[8]; // Carryout flag

4'b1000: // Logical and ALU Result = A & B; always @(\*) 4'b1001: // Logical or begin case(ALU Sel) ALU Result =  $A \mid B$ ; 4'b0000: // Addition 4'b1010: // Logical xor ALU Result = A + B; ALU Result =  $A ^ B$ ; 4'b1011: // Logical nor 4'b0001: // Subtraction 1,000 ns 1,100 ns 1,200 ns 1,300 ns 1,400 ns  $_{1}$ ,500 ns 1,600 ns ALU Result = A - B; 4'b0010: // Multiplication ALU Result = A \* B; 4'b0011: // Division 02 ALU Result = A/B; 0302 4'b0100: // Logical shift left ALU Result = A << 1; 0 2 3 4 4'b0101: // Logical shift right 00000101 11111111 00000100 00000000 00000001 00000100 ALU Result = A>>1; 4'b0110: // Rotate left ALU Result = {A[6:0],A[7]}; 05ff 04010400 4'b0111: // Rotate right 005 004ALU Result =  $\{A[0], A[7:1]\};$ 







# Working with FPGA-With the core

In a case, where total number of input/output pins are very high( not possible to observe the output without additional modules) then the core usage is required.

Now for a complex module, it is always recommendable to workout the issue with the help of creating the IP cores( ie...VIO, ILA);

- Complete the description in HDL(VHDL or Verilog) for a your logic.
- Verify its functional response through simulation.
- Create the cores with the total no. of modules sufficient to interface required set of inputs and outputs.
- Add the constraints (XDC) file (\*get it from device vendor's website )
  - In general, it is from <a href="https://github.com/Digilent/digilent-xdc/">https://github.com/Digilent/digilent-xdc/</a>, for Digitlent FPGA family
  - Bords- like., ARTIX 7-XC7A35Tftg256-1
- Carry out the Synthesis, Implementation and generate the bit file.
- Connect the corresponding h/w Board.
- Dump the bit file with the help of JTAG cable
- Verify the functional response with the VIO and ILA control signals through the Board



Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	26.931 ns	Worst Hold Slack (WHS):	0.021 ns	Worst Pulse Width Slack (WPWS):	15.250 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	1041	Total Number of Endpoints:	1033	Total Number of Endpoints:	487

All user specified timing constraints are met.

#### 5/15/2023



Useful Web links:

http://emicroelectronics.free.fr/onlineCourses/VLSI/toc.html http://ece-research.unm.edu/jimp/vlsi/slides/c1\_itrs.pdf http://rti.etf.bg.ac.rs/rti/ri5rvl/tutorial/TUTORIAL/HTML/HOMEPG.HTM https://www.tutorialspoint.com/vlsi\_design/vlsi\_design\_useful\_resources.htm https://www.southampton.ac.uk/~bim/notes/cad/ http://www.uta.edu/ronc/4345sp02/lectures/ http://www.ece.utep.edu/courses/web5392/Lab\_7.html http://www.ece.utep.edu/courses/web5392/Notes.html http://www.ittc.ku.edu/~jstiles/312/handouts/ https://www.mepits.com/tutorial/384/vlsi/steps-for-ic-manufacturing https://personalpages.hs-kempten.de/~vollratj/Microelectronics/2017\_04\_24\_06\_Micro\_DesignRules.html